

National Institute of Technology Meghalaya An Institute of National Importance

CURRICULUM

Programme		me	Bachelor of Technology in Electronics and Communication Engineering Year of Re									ear of Reg	gulation		2	2018-19		
Department			Electronics and Communication Engineering								Semester				IV			
	urse		Course Name Credit								Structure		Marks Distribution					
Code									L	T	P	С	INT	MID	END	To	otal	
EC 224			Computer Architecture							3	0	0	3	50	50	100	2	00
Course Objectives		to the	To describe computer architecture concepts and mechanisms related to the design of modern processors, memories.								CO1	Ability to	Ability to understand the basic structure of con-				ter.	
		To apply this understanding to new computer architecture design problems within the context of balancing application requirements against technology constraints. To evaluate various design alternatives and make a compelling quantitative and/or qualitative argument for why one design is superior to the other approaches.								Course Outcomes	CO2	Ability to	Ability to understand control unit operations.					
											CO3	Ability to perform computer arithmetic operations.						
											CO4	Ability to understand the concept of cache mapping techniques.						
NT.	CO		Mapping with Program Outcomes (POs)									•				Mapping with PSOs		5
No.	COs	P	01	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3	PSO
1	CO1		2	3	3	3	-	-	-	-	-	-	-	-	2	-	3	-
2	CO2		2	3	2	2	-	-	-	-	-	-	-	-	3	-	3	-
3	CO3		2	3	3	2	2	-	-	-	-	-	-	-	1	3	1	-
4	CO4		2	3	2	2	2	2	-	-	-	-	-	-	2	2	-	-
Т.,								Cantant	S	YLLABUS					Ш		<u> </u>	2-
No.	Content													Hours		COs		
Ι	Instruc	and amental Processors: Eruction set architecture; single-cycle, FSM, and pipelined processor microarchitecture; resolving structural, data, control, and ne hazards; and analyzing processor performance.											ol, and	05		CO1		
II	Instruc	rocessor Organization: struction set architecture- types, formats, addressing modes; Register set; Assembly language programming. Data path ganization, Control unit design - Hardwired control, Microprogramming. CISC and RISC architecture, Instruction pipelining.													08		CO2	
III	Arithmetic and Logic unit: Computer arithmetic- Review of addition and subtraction; Multiplication- Booth's, Array; Division- Restoring and non-restoring; Floating-point arithmetic.													toring;	10		CO2, CO3	
	Funda	menta	l Men	nories:														
IV	and vii	Memory technology; direct-mapped vs. associative caches; write-through vs write-back caches; memory protection, translation, and virtualization; FSM and pipelined cache microarchitecture; analyzing memory performance; and integrating processors and memories.													08		CO4	
	Advanced Memories: Advanced cache microarchitecture; memory synchronization, consistency, and coherence.														05		CO3, CO4	
V							Tota	l Hours							36			
V							1000							1	50	ı		
	ıtial Re	adings	<u> </u>				1000											

Supplementary Readings 1. Stallings, "Computer Organization and Architecture", PHI (EEE, 8 th ed, 2010.