



National Institute of Technology Meghalaya

An Institute of National Importance

CURRICULUM

Programme	Master of Computer Applications
-----------	--

Year of Regulation

2024-25

Department	Computer Science and Engineering
------------	---

Semester

I

Course Code	Course Name	Pre-Requisite	Credit Structure				Marks Distribution			
			L	T	P	C	INT	MID	END	Total
CA407	Digital Logic Design	3	0	0	3	50	50	100	200
				CO's	Statement					Bloom's Taxonomy

Course Objectives	To introduce the concept of digital and binary systems, number representation and conversion between different representations in digital electronic circuits and to acquire the knowledge of digital logic levels and Boolean logic.	Course Outcomes	CA407.1	Able to acquire knowledge about fundamental concepts and techniques used in digital electronics.	Understand
	To make students be able to design and analyse combinational logic circuits.		CA407.2	Able to acquire knowledge about the structure of various number systems and its application in digital design.	Understand
	To make students be able to design and analyse sequential logic circuits.		CA407.3	Able to design various combinational circuits by understanding and analysing different primitive combinational circuits .	Create
	To understand the concept of Programmable Devices, RAM, ROM, PLA, PAL.		CA407.4	Able to design various combinational circuits by understanding and analysing various basic sequential circuits.	Create
			CA407.5	Able to design and develop a digital logic and apply it to solve real life problems.	Create

COs	Mapping with Program Outcomes (POs)												Mapping with PSOs		
	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
CA407.1	3	2	2	1								1	1	1	1
CA407.2	2	1	2	1								1	1	1	1
CA407.3	3	2	2	1								2	1	1	1
CA407.4	3	2	2	1	1							2	1	1	1
CA407.5	3	3	3	1	1							2	2	1	2
CA407	2.8	2	2.2	1	1							1.6	1.2	1	1.2

SYLLABUS

No.	Content	Hours	COs
I	Number systems and codes: Addition, Subtraction, Multiplication and Division using Different Number Systems; Representation of Binary Number in Sign-Magnitude, Sign 1's Complement and Sign 2's Complement Notation; Rules for Addition and Subtraction with Complement Representation; BCD, EBCDIC, ASCII, Extended ASCII, Gray and other Codes.	05	CA407.1,CA407.2
II	Boolean algebra and switching functions : Basic Logic Operation and Logic Gates, Truth Table, Basic Postulates and Fundamental Theorems of Boolean Algebra, Standard Representations of Logic Functions- SOP and POS Forms, Simplification of Switching Functions-K-Map and Quine-Mccluskey Tabular Methods, Synthesis of Combinational Logic Circuits.	06	CA407.1, CA407.5
III	Combinational logic circuits using msi integrated circuits: Binary Parallel Adder, BCD Adder, Encoder Priority Encoder, Decoder, Multiplexer and Demultiplexer Circuits, Implementation of Boolean Functions using Decoder and Multiplexer, Arithmetic and Logic Units, BCD-To-Segment Decoder, Common Anode and Common Cathode, 7-Segment Displays, Random Access Memory, Read Only Memory and Erasable Programmable ROMs, Programmable Logic Arrays(PLA) and Programmable Array Logic(PAL).	10	CA407.1, CA407.3
IV	Introduction to flip-flops: Basic Concepts of Sequential Circuits, Cross Coupled SR Flip-Flop Using NAND or NOR Gates, JK Flip-Flop Rise Conditions, Clocked Flip-flops, D-Types and Toggle Flip-flops, Truth Tables and Excitation Tables for Flip-flop. Master Slave Configuration, Edge Triggered and Level Triggered Flip-flop, Elimination of Switch Bounce using Flip-flop, Flip-flop with Preset and Clear.	08	CA407.1,CA407.4
V	Sequential logic circuit design : Introduction to State Machine, Mealy and Moore Model, State Machine Notation, State Diagram, State Table, Transition Table, Table Excitation, Table and Equation, Basic Concepts of Counters and Register, Binary Counters, BCD Counters, Up Down Counter, Johnson Counter, Module-N Counter, Design of Counter using State Diagrams and Tables, Sequence Generators, Shift Left and Right Register, Registers with Parallel Load, Serial -in-Parallel-Out(SIPO) and Parallel-In-Serial-Out(PISO), Register Using Different Types of Flip-flop.	10	CA407.1, CA407.4
VI	Digital logic families : Digital IC Terminology, Transistor-Transistor Logic(TTL), Integrated Injection Logic(I ² L), Emitter Coupled Logic (ECL), Metal Oxide Semiconductor(MOS) Logic, Complementary Metal oxide semiconductor (CMOS) Logic.	03	CA407.1, CA407.5

Total Hours

Hou

Essential Readings

1. L. Thomas Floyd and R.P. Jain, “Digital Fundamentals”, 11th ed., 2017, Pearson Education.

2. Kime Charies R and Morris Mano, “Logic and Computer Design Fundamentals”, 5th ed., 2015, Pearson Education.
3. Morris Mano, “Digital Logic and Computer Design”, 1st ed., 2004, Pearson Education.
Supplementary Readings:
1. R.P. Jain and M.H.S. Anand, “Digital Electronics Practice using Integrated Circuits”, 1 st ed., 2004, Tata McGraw Hill.
2. Samuel C. Lee, “Digital Circuits and Logic Design”, 2009 edition, PHI (Prentice-Hall of India).
3. Stephen Brown and Zvonko Vranesic, “Fundamentals of Digital Logic with Verilog Design”, 2 nd ed., 2017, Tata McGraw Hill.