

National Institute of Technology Meghalaya

CURRICULUM

			_								Г		, a=				16
	Programm Departmen												Year of Regulation Semester				-19 I
		Electronics and Communication Engineering							Credit Structure			5161	Marks Distribution				
	urse ode	Course Name							L	T	P	С	INT	MID	END	Total	
EC	421	VLSI Signal Processing								3	0	0	3	50	50	100	200
		To study high level architectures of hardware specific systems									CO1	Describe the hardware description language, FPGA design concept					
Course Objectives		To understand concept of digital signal processor architecture CO2 Under									+	nd architec	tural issues	s of digital	signal proc	essors	
		To develop the subsystem for Digital signal processors							Course Outcomes	CO3	Familiarize discrete Fourier transformation processor in FPGA						
		To understand the convolution processors								CO4	Convolution architecture design in FPGA						
		To understand the concept filter design techniques in VLSI								CO5	Filter design techniques w.r.t VLSI circuits						
											CO6						
lo.	COs	Mapping with Program Outcomes (POs)												Mapping with PSOs			
		PC	O1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO
1	CO1		-	-	1	1	1	3	-	-	-	-	-	-	3	-	3
2	CO2		-	3	2	1	3	-	-	-	-	-	-	-	-	2	2
3	CO3		- -	- 2	3	2	2	-	3	-	-	-	-	-	2	3	2
5	CO4		-	2	-	2	2	-	3	-		-	-	-	3	3	3
6	CO6		-	-	-	-	-	-	-	-	_	-	-	-	-	-	-
			1						SYLLA	BUS							
lo.		Content										Hours	Hours COs				
Ι	Digital Archite descrip archite	tal system design options and trade-offs, Design methodology and technology overview, High Level System hitecture and Specification, Behavioral modeling and simulation. Fixed and Floating point systems Hardware ription languages, combinational and sequential design, state machine design, synthesis issues, test benches. Overview of FPGA itectures and technologies: FPGA Architectural options, granularity of function wiring resources												FPGA	10	CO1	
TT	Linear Binary	Architectural issues in DSP Linear system theory, DFT, FFT, realization of digital filters. Data flow graph representation of DSP algorithm. Binary Adders, Binary multipliers, Multiply Accumulator (MAC) and Sum of Product (SOP). Pipelining and Parallel Processing, Retiming, Unfolding, Folding, Systolic, Distributed arithmetic, Cordic architecture design.												essing,	12	CO2, CO3	
	Fast Convolution Cook-Toom algorithm and modified Cook-Toom algorithm, Winograd algorithm, modified Winograd algorithm, Algorithmic strength reduction in filters and transforms, DCT and inverse DCT, parallel FIR filters and analysis of finite word length effects													08	CO3, CO4,		
	Cook-7 Algorit	Foom alg	gorith: rength	reduction	in filters a	nd transfor	ms, DCT a	nd inverse	DC1, par	ranei FIR inte	and an						
III III	Cook-7 Algorit finite v Design Scaling	Foom algorithmic structure of length of Lower surface of	gorithmength egth eff	reduction fects er Filters r consump	in filters a	analysis, į	oower redu	ction techr		ower estimatio					08	СО	94, CO5
III	Cook-7 Algorit finite v Design Scaling	Foom algorithmic structure of length of Lower surface of	gorithmength egth eff	reduction fects er Filters r consump	in filters at	analysis, į	oower redu se IIR filter	ction techr							08	СО	4, CO:
IIII IV	Cook-7 Algorit finite v Design Scaling	Foom algebraic structure of Lower subsection o	gorithmength egth eff	reduction fects er Filters r consump	in filters at	analysis, į	oower redu se IIR filter	ection techn								СО	4, CO:
IIII IV	Cook-7 Algorit finite w Design Scaling low po	Foom algebraic structure of Lower HR addings	gorithmength effective Power filter	reduction fects er Filters r consump design, Lo	tion, power Cow power C	· analysis, į MOS lattic	power redu se IIR filter Total	ection techr : : Hours	niques, po		n techniq	ues,				СО	4, CO:
V SSEI 1 2	Cook-7 Algorit finite v Design Scaling low po	room algebraic structure of Lower subsequent o	gorithmerength general grade g	reduction fects er Filters r consump design, Lo	tion, power Composer Process	analysis, p MOS lattic	power reduce IIR filter Total ms, Design	ction techric: Hours	niques, po	ower estimatio	n techniq	ues, ition, 1999.				CO	94, CO

2. V. K. Madisetti, "VLSI Digital Signal Processors: An Introduction to Rapid Prototyping and Design Synthesis", IEEE Press, 1st Edition, 1995.

4. Chan, K. Pak and S.Mourad, Digital system design using field programmable gate arrays, Prentice-Hall, Inc, 1st Edition 1994.

3. S. Y. Kung, and H. J. Whitehouse, VLSI and Modern Signal Processing, Prentice Hall, 1st Edition, 1985.