A CONTRACTOR OF TECHNOLOGY			National Institute of Technology Meghalaya An Institute of National Importance													CURRICULUM		
P	rogramn	ne	Bachelor of Technology in Electronics and Communication Engineering									Year of Regulation				2018-19		
)epartme											Semester				VII		
Course Code EC 425			Credit									Structure Mai				rks Distribution		
		Course Name								L	Т	Р	С	INT MID		END Total		
		CAD for VLSI Design								3	0	0	3	50	50	100	20)0
Course Objectives		Understand the complete design methodology of VLSI automationCO1Design and synthesis the basic level circuits and High level synthesisCourseCO2																
		circuits Outcomes																
		Understand Algorithms for VLSI Design Automation									CO3	Able to understanding Algorithms for VLSI Design Automation.Able to gather knowledge of High Level Synthesis.						nation.
	-		CO4 Able to gather knowledge CO5 Able to perform Timing A											Ũ	C 1			
No.			Mapping with Program Outcomes (POs)									Able to j			Mapping with PSOs			
	COs	PO	1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3	PSO4
1	CO1	2		2	-			_	_	_		_		_	3	1	_	_
2	CO2	2		3	2	_	_	_		_	_	_	_	_	3	1	2	
3	CO3	2		3	2	_	_	_	_	_	_	-	_	2	2	1	2	-
4	CO4	2		2	_	_	_	-	-	_	-	-	_	2	2	1	_	-
			I						SYL	LABUS		1						
No.	. Content												Hours		COs			
I	sequen and tin High-le fault m	and timing High-level synthesis: basic concepts, partitioning, scheduling, allocation and binding. Technology mapping. Testability issues:													CO1			
III	array a Physic	Physical design automation: review of MOS/CMOS fabrication technology. VLSI design styles: full custom, standard-cell, gate- array and FPGA. Physical design automation algorithms: floor-planning, placement, routing, compaction, design rule check, power and delay estimation, clock and power routing, etc. Special considerations for analog and mixed-signal designs.														CO3		
Fee	ticl D.	adinar					Total	Hours							36			
	ntial Rea	0	ni "A	Joorithme	s for VI SI	physical d	esion auto	mation" k	Cluwer A	cademic Publ	ishers Id	st edition 1	999					
				•						edition, 1998			. , , , ,					
3				0	•	•				braw Hill, 199								
										ction to chip		em design"	, Kluwer A	Academic	Publishers	.Ist editio	n 1992	
		ary Read				,		-		*	-							
1	. M.J.	Sebastia	n Sm	ith and A.	. Wesley, '	'Applicatio	on-specific	integrated	l circuits'	', Addison-W	esley Pu	b, 2008						
2	MI	Bushnel	ll and	l V.D. Agi	rawal, "Es	sentials of	Electronic	Testing".	Kluwer A	Academic Pul	olishers,	2000						